## **REMARKS**

Claims 1-12 are pending. These claims have been amended to place them in a form which better conforms with U.S. claim practice. The specification has also been amended to include section headers, and a new abstract has been provided.

It is respectfully submitted that the application is in condition for allowance.

Favorable consideration and prompt allowance of the application is respectfully requested.

To the extent necessary, Applicants petition for an extension of time under 37 CFR § 1.136. Please charge any shortage in fees due in connection with this application, including extension of time fees, to Deposit Account No. 50-1165 (Attorney Docket No. T2147-907715) and credit any excess fees to the same Deposit Account.

Respectfully submitted,

Edward J. Kondracki Registration 20,604

Samuel W. Ntiros Registration No. 39,318

Miles & Stockbridge P.C. 1751 Pinnacle Drive, Suite 500 McLean, Virginia 22102-3833 Telephone No: (703) 610-8641 Facsimile No: (703) 610-8686

## Marked-Up Version of the Amended Claims

1	1. (Amended) <u>A coherence</u> [Coherence] controller [(64) adapted for being]
2	connected to at least one multiprocessor within a local module, said multiprocessor
3	including a local main memory and a plurality of processors [(40, 40')] each equipped
4	with a cache memory [(42, 42') and with at least one local main memory (44) in order to
5	define a local module (50) of basic multiprocessors (60)], said coherence controller [(64)
6	including] comprising:
7	a cache filter directory [(84) comprising] including a first filter directory
8	[SF designed to guarantee] for guaranteeing coherence between the local main memory
9	[(44)] and the cache [memories (42, 42')] memory in each of the processors of the local
10	module[, characterized in that it also includes];
11	a complementary filter directory for tracking locations of lines or blocks of
12	the local main memory copied from the local module into at least one external module
13	and for guaranteeing coherence between the local main memory and the cache in each of
14	the processors of the local module and said at least one external module; and an external
15	port [(99) adapted for being] connected to said at least one external [multiprocessor]
16	module [(51, 52, 53) identical to or compatible with said local module (50), the cache
17	filter directory [(84) including].
18	[a complementary filter directory ED for keeping track of the coordinates,
19	particularly the addresses, of the lines or blocks of the local main memory (44) copied
20	from the local module (50) into an external module (51, 52, 53) and guaranteeing
21	coherence between the local main memory (44) and the cache memories (42, 42') of the
22	local module (50) and the external modules (51, 52, 53).]

1	2.	(Amended) A coherence [Coherence] controller [(64)] according to claim
2	1, [characteriz	zed in that it also includes] wherein the cache filter directory includes:
3		an "n"-bit presence vector [(86),] where [N] n is [the] a number of [basic]
4	multiprocesso	ors in [a] the local module,
5		an ["N-1"] "n-1"-bit extension [(88)] of the presence vector, where [N] n-
6	is [the] a total	number of external modules [(51, 52, 53)] connected to the external port
7	[(99)], and	
8		an Exclusive status bit [(87)].
1	3.	(Amended) A coherence [Coherence] controller [(64)] according to claim
2	2, [characteri	zed in that] wherein the external port [(99)] is connected directly or
3	indirectly to [	the] said at least one external module [modules (51, 52, 53)] via an externa
4	two-point linl	k [(55)].
1	4.	(Amended) A coherence [Coherence] controller [(64)] according to claim
2	2, [characteri	zed in that it includes] further comprising:
3		"n" control units [PU (80-83) of local ports (90-93)] connected to the n
4	[basic] multip	processors [(60-63) of] in the local module [(50)],
5		a control unit XPU [(89) of] connected to the external port [(99)], and
6		a common control unit [ILU of] containing the cache filter directory
7	[directories S	F/ED (84)].
1	5.	(Amended) A coherence [Coherence] controller [(64)] according to claim

4, [characterized in that] wherein the control unit XPU [(89) of the external port] and the

- 3 "n" control units [PU (80-83) of the local ports] are compatible with one another and use
- 4 <u>at least substantially</u> similar[, largely common] protocols.
- 1 6. (Amended) A multiprocessor [Multiprocessor] module [(50), characterized
- 2 in that it includes a plurality of multiprocessors (60-63) equipped with at least one cache
- 3 memory (42, 42') and at least one main memory (44) and] connected to a coherence
- 4 controller [(64) according to any of claims 1 through 5] as recited in claim 1.
- 7. (Amended) A multiprocessor [Multiprocessor] system with a multimodule architecture, [characterized in that it includes] comprising:
- at least two multiprocessor modules [(50-53) according to] as recited in
- 4 claim 6, connected to one another directly or indirectly through [the] external ports [(99)]
- of [the] coherence controllers [(64)] located within said at least two multiprocessor
- 6 modules.
- 1 8. (Amended) A multiprocessor [Multiprocessor] system according to claim
- 7, [characterized in that] wherein said external ports [(99)] are connected to one another
- 3 through a switching device or router [(54)].
- 1 9. (Amended) A multiprocessor [Multiprocessor] system according to claim
- 8, [characterized in that] wherein the switching device or router [(54)] includes [means
- 3 for managing and/or filtering] a unit which manages and/or filters [the] data and/or
- 4 requests in transit between said at least two multiprocessor modules.

1	10. (Amended) A large-scale [Large-scale] symmetric multiprocessor server
2	with a multimodule architecture [characterized in that it comprises], comprising:
3	["N"] a plurality of multiprocessor modules [(50-53) that are identical or
4	compatible with one another, each module comprising], at least a first of said
5	multiprocessor modules including:
6	a plurality of ["n" basic] multiprocessors [(60-63)] each equipped with at
7	least one cache memory [(42)] and at least one local main memory [(44)], and [connected
8	to]
9	a local coherence controller (64) connected to said multiprocessors and
10	including a local cache filter directory [SF designed to guarantee] for guaranteeing local
11	coherence between the local main memory and the cache memories [of] in each of said
12	multiprocessors [the module, hereinafter called the local module, each], said local
13	coherence controller [(64) being] connected [by an external two-point link (55), possibly
14	via a switching device or router (54),] to at least <u>a second</u> one <u>of said</u> multiprocessor
15	modules [module (51, 52, 53) outside said local module],
16	wherein the coherence controller [(64) including] further includes:
17	a complementary cache filter directory [ED for keeping track of the
18	coordinates, particularly the addresses, of the] for tracking a location of memory lines or
19	blocks copied from [the local] said first multiprocessor module to the second one of said
20	multiprocessor modules [an external module] and for guaranteeing coherence between the
21	local main memory [(44)] and the cache memories [(42, 42')] in each of the
22	multiprocessors in [of the local] said first module [(50)] and [the external modules (51,
23	52, 53)] the second one of said multiprocessor modules.

1	11. (Amended) A multiprocessor [Multiprocessor] server with a multimodule
2	architecture according to claim 10, [characterized in that each] wherein the coherence
3	controller [(64)] includes:
4	an "n"-bit presence vector [(86) designed to indicate] which indicates [the]
5	presence or absence of a copy of a memory block or line in the cache memories of the
6	[local basic] multiprocessors,
7	an ["N-1"] "n-1"-bit extension [(88)] of the presence vector [designed to
8	indicate the] which indicates presence or absence of a copy of a memory block or line in
9	[the] cache memories of [the] multiprocessors [of the external modules (51, 52, 53)] in
10	the second one of said multiprocessor modules, and
l 1	an Exclusive status bit [(87)].
1	12. (Amended) A multiprocessor [Multiprocessor] server with a multimodule
2	architecture according to claim 10, [characterized in that the] further comprising:
3	a switching device or router [(54)] which connects the first multiprocessor
4	module with the second one of said multiprocessor modules, said switching device or
5	router including [includes means for managing and/or filtering the] a unit which manages
6	and/or filters data and/or requests in transit between the first multiprocessor module and
7	the second one of said multiprocessor modules.